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I.  ABSTRACT 
In-circuit testing involves the evaluation of each 
individual component on a printed-circuit board by forcing 
its inputs and measuring its outputs via an array of probe 
pins.  Forcing the inputs of the device under test to some 
voltage also backdrives the outputs of the devices driving 
it. .^The purpose of this work is to explore the poten- 
tially-harmful effects of backdriving digital integrated 
circuits and to begin to establish'design and qualification 
guidelines for such testing. 
Samples (220 devices/sample) of twenty-one circuit 
/   types representing bipolar, Schottky, and CMOS technologies 
from six manufacturers were stressed.  DeviceAoutputs were 
driven to 3v and ground using both pulsed and DC timing 
conditions selected to exceed expected worst-case condi- 
tions for integrated circuits on circuit boards containing 
LSI devices.  Results indicate that most devices can be 
stressed without damage; but sample sizes were too small .. 
to evaluate failure rates below 2-3 percent.  Significant 
numbers of failures occurred only in low output impedanqe 
devices (buffer/drivers) where the dominant failure mode 
was open bond-wires; ostensibly due to wire oxidation 
accelerated by joule heating.  These failures occurred 
only in free-standing aluminum bond-wires, but not in 
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beam-lead, chip-on-tape or plastfc-encapsulated inter- 
connections .  Except for a few 'sports *, no problems 
were noted with chip metallization, and no degradation 
in electrical performance was found. 
Stress current densities in the output circuits of 
each device type were calculated, and thermal-rise during 
stress was measured for two types of packages.  These 
values, along with the experimental results, are the 
basis for recommendations for in-circuit test stress-time 
and voltage limits and for design guidelines for chip 
metallization and package interconnections. 
Since integrated circuits are not presently designed 
specifically to withstand the rigors of backdrive stress, 
any particular device type could be susceptible to damage 
during circuit board test.  This study has shown that a 
wide variety of devices are not harmed by backdrive 
conditions reasonably expected at circuit board test. 
However, the results cannot be extrapolated to any 
other specific device.  Thus, it is recommended that 
each circuit type considered for such application be 
qualified by stressing a sample of devices at greater 
than the maximum stress voltage and at least twice 
the maximum stress time that the device will see under 
circuit board test.  If device failure at the 2-3 percent 
level at circuit board test is not acceptable, it is 
- 2 - 
recommended that a device screen be applied to all devices 
prior to circuit board assembly.  The screening stress 
should be at least equivalent to the worst-case stress 
during circuit.board test. 
) 
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II.  INTRODUCTION 
Printed, circuit boards are now used in virtually 
every piece of electronic equipment from consumer 
appliances to high speed telecommunications equipment. 
Advances in the state-of-the-art of circuit design and 
component integration are causing PC board component 
density and circuit complexity to 'increase at a dramatic 
rate.  Consequently the tasks of testing and fault isola- 
tion are becoming more involved and expensive. 
There are two approaches to PC board testing; 
functional or card edge, and in-circuit testing.  Func- 
tional testing involves the application of stimuli and 
the observation of responses at the PC board edge con- 
nector.  The board is tested as an operating assembly 
having a specific transfer function.  Functional test 
systems typically require a 6-8 month learning curve  for 
a new programmer to become fully versed in the details of 
program writing and execution.  Program development time 
is directly related to circuit complexity and especially 
to the level of component integration.  Program efficiency, 
level of fault coverage, and fault isolation depend crit- 
ically on the ingenuity of the programmer.  Auto-test- 
generation and logic fault.simulation programs are avail- 
able to assist the test, programmer, but utility is limited 
by requirements for common logical building blocks and 
- 4 - 
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by the ability to model only single 'stuck-at' faults. 
In-circuit testing involves individually testing ' 
each component on the board rather than the board as a 
whole.  This is accomplished by contacting each printed 
wiring circuit node via a fixture containing an array of 
2 
spring loaded probe pins (bed-of-nails).  Three hundred 
or more pins per fixture are not uncommon. 
For parametric testing, stimulus and measurement 
apparatus are switched from component to component. 
Digital testing involves connecting a subset of the probe 
p^ns to a bank of drivers and comparators.  During test 
each component remains in the circuit and is not mechan- 
ically disconnected or physically disturbed in any way. 
The principal advantage of in-circuit testing is a 
dramatic reduction in program complexity and development 
time.  Typical programming times are .1 man-day/component 
3 
versus 1 man-day/component for functional testing.   The 
test program is actually a collection of sub-programs, 
each designed for a particular component.  No knowledge 
of the overall board function is required.  A list of 
components, their associated test subprograms and an 
interconnection description are all that are needed.  This 
approach is therefore a natural for auto-test-generation. 
Fault isolation is automatic, owing to the ability to 
isolate and test each component independently. 
■  - 5 - 
Clearly, in-circuit testing is emerging as a cost- 
effective approach for testing complex PC boards.  But, 
to date, little has been done to evaluate the effects of 
this test method on the integrity of digital IC's. 
Specifically, the concern is the effects of forcing the 
output pins of the devices connected to the input pins 
of the device being tested.  Therefore it is the purpose 
Of this paper to evaluate these effects and to begin to 
establish guidelines for judging the suitability of 
devices to this type of testing.  Finally an attempt 
will be made to set some limits on the duration and 
repetition of in-circuit tests. 
<^r 
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III.  IN-CIRCUIT TEST TECHNIQUES 
Although the in-circuit test approach has been around, 
4 J for over fifteen years,  it has become popular only in the 
last few years.  Until recently its use has been limited 
to finding1 shorted or open paths, and the verification of. 
transistors, diodes, and passive components.  Tests were 
performed with the circuit board power lines disconnected. 
2 4 5 Various schemes ' '  have been used to isolate the com- 
ponent under test.  Most configurations use a guard 
circuit principal.  The guard circuit effectively isolates 
the component to be tested either by directing current in 
parallel paths to ground or by inhibiting the flow alto- 
gether.  When one or both of these conditions exist, all 
the excitation current for the test flows directly through 
the component under test so an accurate measurement can 
be made. 1 
The latest generation of testers now include digital 
IC testing utilizing a forced signal approach.  High 
energy, short time-duration, truth-table type signals are 
applied to each digital IC* s inputs while the outputs are 
monitored for correct responses.  Either truth table cor- 
relation or cylie-redundancy check-sum schemes are used to 
test device performance.  Since the guarded test approach 
cannot be readily applied here, other techniques have been 
devised for isolating the device under test (DUT). 
- 7 - 
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Basically the approach is to partition the board 
into sub-modules which are tested independently.  One 
tachnique allows the signal lines serving a module to be 
left open for test as illustrated in Figure la.   The lines 
are left open to isolate the module for production testing, 
then shorted when the board is ready for system use. 
Another approach uses multi-layer boards to control power 
distribution to the various modules.  Only the module under 
test is powered up. 
Still a third method places NAND gates0in^series 
with the logic lines to each module  (Figure lb).  A 
common control line disables the gates to isolate the 
module under test.  However, as the inputs to the tested 
module are exercised the outputs of the isolation gates 
will be under stress (effectively shorted to ground^ 
whenever a logic 0 occurs.  This problem is eliminated, 
2 
at least for T L, by using open-collector isolation gates 
with pull-up resistors.  Thus the resistor, and not the 
isolation gate, carries the stress current. 
The partitioning described above simplifies test 
programming but at the expense of adding more components 
and complicating board design.  Programming for the 
modules, while easier than for the board as a whole, is 
still more complicated than for individual components, 
particularly since tests for the individual components 
already exist.  And, inevitably, there will be areas 
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which cannot be isolated from the rest of "the circuit. 
The question then arises as to whether the IC which 
normally drives the device being tested can withstand 
haying its output stage forced to a logic 1 or 0 for the 
time necessary to complete the test sequence.  This condi- 
tion of forcing a device's output to a state opposite 
to that defined by its internal circuitry is called 
backdriving. 
For the sake of subsequent discussion, the backdrive 
stress is defined as either AC (corresponding to a series 
of short pulses) or DC (corresponding to one long pulse). 
Pulsed stress (AC), results when the device is tied to a 
DUT which is receiving a sequence of logic input vectors 
corresponding to the DUT truth table. 
The outputs of the device under stress, DUS, experi- 
ence bursts of pulses of duration and duty cycle dependent 
on the test program.  The DC condition occurs when the DUS 
output serves as a SET, CLEAR, or ENABLE input to the DUT 
or when a given bit in the vector sequence is 'fixed'.  In 
this case the backdrive may be imposed for an extended 
period of time - perhaps many milliseconds.  For the 
purpose of this paper, the condition in which the output 
is forced to a logic 1 when it wishes to be a 0 is termed 
+     + AC or DC .  Similarly, the condition when a 1 output is 
forced to a 0 is termed AC or DC . 
- 9 - 
The backdrive stress currents are generally higher 
for AC and DC  than for AC~ and DC-, particularly for 
2 
T L - compatible devices, because the output drivers 
are designed primarily for sinking current.  In a totem- 
pole bipolar driver, the top transistor has a series 
resistor which limits the current in the logic 1 state. 
There is no current limiting resistor in the bottomP 
transistor associated with the logic 0 state.  Further- 
more, the bottom transistor is usually larger and hence 
can conduct more current.  In the CMOS case, the IOL , 
specification is generally higher than the IOH in devices 
2       . 
with unbalanced outputs, again to achieve T L compati- 
blity.  ECL devices are an exception.  The output of 
an ECL device is the emitter of a transistor whose col- 
lector is tied to the positive power supply.  Therefore 
+      + 
no current flows for AC  and DC backdrive.  However 
r 
AC~ and DC~ backdriving can result in very high current 
limited only by transistor gain since there is no 
limiting resistor in the collector circuit. 
- 10 - 
IV.  THE STUDY 
Several investigations have been conducted into the 
7 8 9 
effects of backdrive stress on digital IC's.   '  Only 
a few involved experimentation under simulated board test 
7 9 
conditions. *  Others dealt with voltage and current 
stresses induced by electromagnetic radiation, ' but 
the stress power levels were far higher than are neces- 
sary for ,PC board test. 
In this study, 21 samples, representing 6 suppliers 
and 3 device families, were stressed using timing and 
voltage conditions similar to those expected in the board  ' 
test environment. 
DEVICES STUDIED 
The devices studied are listed in Table 1.  They were 
chosen to represent a cross section of available IC tech- 
2 
nologies - T L, ECL, and CMOS.  Where possible, each 
code is represented by at least two suppliers for pur- 
poses of comparison.  Generally, the codes were selected 
based on numbers of output leads (for maximum stress 
current) and on circuit simplicity (to expedite elec- 
trical test programming and simplify backdrive apparatus). 
All of the codes were. NAND, NOR or INVERT gates except the 
WALS158 which is a 2:1 data selector, and .the'4IT which is 
an eight-bit parallel-out,shift register.  The former was 
- 11 -.-.'■ 
selected for its two-level, metallization, and the latter 
12 
as a representative of GIMIC-0 processing technology. 
A portion of each sample was analyzed for package and 
chip processing and materials.  Package analysis focussed 
on internal lead metals, bond-wire metals and strength, 
and chip bond materials.  Chip analysis consisted of 
optical and SEM examination of surface features and 
chemical analysis of glassivation, metallization and 
insulator materials.  A summary of the ^results is 
contained in Appendix 1. 
Since chip metallization fusing was expected to be 
a dominant.failure mode, special attention was given to 
key circuit paths.  In particular, measurements were made 
at the following locations (refer to Figure 2): 
In the Output Circuits:  a - from the bond pad 
to the output        • > 
transistor(s) 
b - from the pull-up 
transistor to the 
power (Vcc, VDD) 
buss 
c - from the pull-down 
transistor to the 
ground (VEE) buss- 
In the Power/Ground 
Distribution Network:  d/e - from the bond pad to 
the first branch 
(if any) 
f,g - at a point nearest d 
of any path serving 
two or more output 
circuits 
These measurements are listed in Table 2. 
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Finally, output circuit currents were measured for 
+ and - stresses and are listed in Table 3.  The current 
densities calculated for the appropriate lines may be 
found in Table 4. 
STRESS TECHNIQUE 
In order to simplify the hardware design, the approach 
chosen was to clamp the device output terminals td^he 
desired 'force' voltage, then toggle the inputs to achieve 
the desired stress sequence.  This technique avoids the 
problem of pulsing many low-impedance outputs in parallel. 
Output stress pulse duration and duty cycle could then be 
controlled by the application of appropriate input and 
signals in an obvious manner.  By varying the pulse width 
and the time between vectors, any combination of stress 
and relaxation times could be achieved. 
The stressing apparatus was designed and programmed 
30 by Zrust at Bell Laboratories, Denver.    A block diagram 
is given in Figure 3.  The terminal is the operator's 
interface to the system.  All timing and sequence 
parameters are input, and all status and error messages 
are output via the terminal.  The MAC-TUTOR is a self    «« 
contained, Western Electric mAC-8 microprocessor-based 
system.  Here it is used to control vector sequences and 
pulse timing, power and backdrive switching, remote 
sensing, self-checking and terminal I/O.  The interface 
- 13 - 
cabinet switches backdrive and device' power to the DUS 
fixture, interfaces the MAC-TUTOR to the DUS, loops- 
around the stress signals for checking purposes and 
» 
provides several status indicators. 
The backdrive source is a variable power supply used 
for backdriving to a one state (zero state for ECL).  Cir- 
cuit ground is used for the zero state.  Device power is 
supplied by a separate variable power supply.  Kelvin 
connections for power supply regulation are used on all 
power connections to minimize the effects of voltage drop. 
The DUS fixtures are equipped with zero-insertion- 
force sockets.  Each of four types of fixtures can be 
programmed for use with several DUS codes by inserting 
a configuration plug into the on-board socket.  The plug 
patches device inputs to the stressor drivers, and power 
and ground pins to the appropriate busses.  The plug 
also shorts all of the device outputs together and 
connects them to a toggle switch located on the fixture. 
This switch selects the backdrive source (power supply 
or ground)".  Generally one configuration plug is used 
per device code, but the ECL devices are a special case. 
For the ECL" devices two plugs are used; one selects the 
OR outputs for stress, the other selects the NOR outputs. 
Control of the input vector sequence and timing is 
shown in Figure 4.  The MAC-TUTOR, via the interface 
- 14 - 
cabinet, supplies a simple 1010 ... vector sequence on 
several lines.  These lines are directed to device inputs 
i^- 
via . the configuration plug.  As shown in the figure the 
vectors are partitioned into ^bursts'.  Pulse width, 
time between pulses, number of pulses in a burst, time 
between bursts, and number of bursts in a stress session 
are controllable from the terminal.  In addition, the sig- 
nals can be inverted, individual gates can be left un- 
stressed, and stressing can proceed sequentially from 
output-to-output or on all outputs simultaneously. 
STRESS TIMING AND VOLTAGE CONDITIONS /~ 
In order to select appropriate stress timing and 
voltage conditions, an evaluation was made of the IC's 
thermal response to pulsed voltage stress.  This is accom- 
'       < 
plished by monitoring the V0,, of the current-carrying 
transistor in the output circuit.  Unfortunately it was 
not possible to isolate that particular junction in the 
device codes selected for this study.  Therefore, measure- 
ments were made on two related devices; a Texas Instru- 
ments 7423 (wire bonded and epoxy encapsulated), and a 
Western Electric Co. 41DG (beam leaded, RTV coated, and 
2 
silicone encapsulated).  Both are T L gates with expander 
inputs that give access to the base-emitter junction of 
the lower transistor in the output totem-pole. 
- 15 - 
The procedure (devised by Mastricola of General Radio 
■), 
7 Corp. ) is shown in Figure 5.  The output state is estab- 
lished with T~ turned on and conducting 1 ma through Rl, 
which somewhat simulates a circuit load.  The output is 
repeatedly pulled up to the stress voltage, VomT)„0.e, and 
allowed a return to ground.  The time interval at VSTRESS 
is varied while maintaining a 1% duty cycle (up to lms, 
4%^ thereafter) .  Each time the output returns to ground 
the peak base-emitter voltage and its decay are observed 
on an oscilloscope.  This voltage was correlated to junc- 
) 
tion temperature by measuring the device, unstressed, in a 
temperature chamber.  Repeated application of the stress 
causes heating of the chip and the package body, but this 
is minimal due to the low duty cycle.  Plots of temper- 
ature-rise versus stress-duration are given in Figure 6 
for the WECo 41DG, and Figure 7 for^the TI 7423.  They are 
7 in general agreement with results reported by others. 
There are several thermal time constants affecting 
junction temperature.  These involve the output transistor, 
the chip, and the package body.  The fast response portion 
.of the curve (up to lOOus in the 7423, lOus in the 41D6) 
probably reflects the transient response of the region of 
the chip surrounding the stressed junction.  This is 
followed by a slower response of the chip mass perhaps 
interacting with the package body.  The response in the 
- 16 - / • 
millisecond region is associated with thermal rise in 
the^ package body.  At a given stress power, the 
. temperature rise is greater in the 41DG.  For example, 
at 360mw (curve A in Figure 6, B in Figure 7) the 
temperature rise aflOus is 18°C in the "3IDG, and 9°C 
in the 7423.  This is accounted for by dif-ferences in 
fabrication.  The 4IDG chip is surrounded by RTV and heat 
is lost primarily through the beam leads.  The chip is 
c
     rather thin and the path from the stressed junction to 
the beams has a fairly high thermal impedance.  The 7423 
has the advantage of heat loss through the large area of 
the die bond.  Also, it is a thicker chip and offers a 
lower thermal impedance from the stressed junction to 
the substrate. 
During board test, the DUS experiences a temperature 
cycling effect induced by the pulsed application of the 
stress to its outputs (the temperature rises while the 
pulse is present and cools between pulses).  The AC ex- 
periments in this study are intended to simulate this 
effect.  Pulse widths used in board test are generally 
less than lus and thus the effects are restricted to the 
-area of the output circuit or, at most, the chip.  For a 
lus, 5V stress then, from Figures 6 and 7, the rise in 
junction temperature is. only 7°C  (32°C peak temperature) 
for both the 41DG and the 7423.  However, in order to 
- 17 - 
maximize the effect, a practical pulse must be long enough 
to maximize the junction temperature rise yet stop short 
of involving the package mass to any great extent?.  (Too 
long a pulse would only serve to heat the package body, 
and this effect is adequately covered by the DC stresses). 
Thus the optimum stress pulse width for the beam leaded 
devices (like the 41DG) is lOus.  This yields a tempera- 
ture rise of 18°C (peak temperature 43°C).  For devices 
similar to the 7423 the width is lOOus for a temperature 
rise of 31°C (peak temperature 56°C). 
Figures 8 and 9 show the temperature response after 
the removal of the stress for the 41DG and the 7423 
respectively.  The responses are given for two stress, 
voltages, 3V and 5V, and two stress durations, lOus and 
lOOus.  Note that the time constant for cooling is nearly 
the same as that for heating.  The temperature returns 
to within a couple of degrees of its starting point in 
a time equivalent to the stress pulse width.  This seems 
reasonable for stress times short enough to prevent sub- 
stantial package heating.  Consider a 5V stress of lOus 
duration in the 41DG, and lOOus in the 7423.  Both devices 
cool to 27.5°C (2.5°C above the initial temperature) in 
lOus and lOOus respectively. 
Clearly for an optimum temperature cycling effect the 
device should be allowed to cool as much as possible be- 
fore the next stress pulse.  This maximizes AT - the 
- 18 - 
difference between the high and low temperatures in the 
cycle - and places the worst-case stress on the structure. 
Moreover cooling times which are much less than the ther- 
mal time constant of the package material will tend to 
cause the package to heat up during a large number of 
cycles.  This reduces the effective AT in the later 
cycles.  As will be discussed later, electromigration is 
a potential consequence of pulsed as well as DC back- 
16 drive stressing.  But the effects have been shown  to 
.decay during the pulse off-time.  Thus cooling times 
should not be made arbitrarily long.  For the devices in 
this study a reasonable compromise appears to be a 50% 
duty cycle (stress time = cool-down time). 
Limitations in the'stressor apparatus resulted in the 
use of a 94us stress pulse width and a llOus between 
pulses for all samples.  The peak temperatures attained 
were:  38°C (13°C rise) for both devices at 3V, 50°C 
(25°C rise) in the 41DG at 5V, 56°C (31°C rise) in the 
7423 at 5V.  Both devices recover to about 26°C at 3V, 
and about 28°C at 5V.  Therefore the AT's were:  12°C for 
both devices at 3V, 22°C for the 41DG at 5V, 28°C for the 
7423 at 5V. 
In summary/ the pulse conditions for the AC experi- 
ments (see Figure 4) were PW = 94us, and PR = llOus.  The 
number of pulses in a 'burst1 was determined as follows. 
- 19 - 
A given DUS might drive as many as four\,MS I/LSI devices 
2 (typical fan out capabilities for T L are 10-20 standard 
,. loads) .  And a typical test of an LSI device could 
-^ 17 ' 
approach 10,000 vectors.    Thus a worst-case stress 
'burst' would be 40,000 vectors.  Board test programs can 
be structured so as to partition the burst into several 
shorter sequences (perhaps 2000 each) with controllable 
rest intervals in between.  However, for this study, the 
worst-case condition (no rest intervals) was assumed. 
For this study the worst-case 'burst' was increased 50% 
for margin to 60,000 (n in Figure 4).  Thus, the stress 
imposed in this study, 60,000 vectors of 94us each, was 
considerably more strenuous than the expected board test 
condition of 40,000 vectors of 5us each. 
Throughout its lifetime, a typical PC board might be 
tested a total of five times:  during manufacture - an 
initial test and two tests after repair, and after field 
failure - one test for diagnosis and one after repair. 
The time between tests would vary from several minutes 
in the plant to perhaps months in the field.  For this 
study five 'bursts' were used (m in Figure 4).  The 
time between bursts was- 25s - the maximum available from 
the stressor. 
Consider now the DC experiments.  Contemporary board 
testers operate at around 200 KHz - i.e. a 5us interval 
- 20 - 
J 
per vector.^ The worst case condition would be an enable 
line held in orfe logic state for the entire test.  The 
result, assuming 40,000 vectors, would be 200 milliseconds 
of stress.  Of course, as in the AC case, partitioning 
could minimize this stress.  However, the DC experiments 
were conducted using the worst case - five 200ms stresses, 
separated by 25 second intervals. 
Device power supply levels used in in-circuit 
2 testing are generally 5V for T L and 5.2V for ECL.  While 
some CMOS circuits are run at 10 or 15V in the system 
environment, in-circuit testing is generally performed at 
5V.17 For this study 5V was used for T2L and CMOS, 5.2V 
for ECL. 
The actual backdrive voltages applied by the in- 
circuit test set (programmed by the test designer) should 
2 be limited by the input threshold of the DUT.  For T L 
(and CMOS in most applications) a reasonable range is 3V 
for the logic 1 state, and ground for the logic zero 
state.  For ECL circuits, the logic 1 is 5.2V and the 0 
should be no lower than about 3V.  As a preliminary step 
in this study, experiments were performed with a force-to- 
2 
one voltage of 5V (T L and CMOS), and a force-to-zero 
2 
voltage of 0V (T L, CMOS, and ECL).  The purpose was to 
determine which, if any, of the devices were affected by 
the severe over-stress.  Failure during the preliminary 
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phase caused a-" relaxation to less stressful, (but realis- 
tic) voltage conditions in succeeding experiments; that 
is 3V force-to-one, and 3V ECL force-to-zero. 
v. 
The preceding discussion is summarized in Table 5. 
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V.  CONSEQUENCES OF BACKDRIVING DIGITAL IC'S C 
Before discussing the experimental results, a brief 
review of the potential effects of backdriving is' in 
'v 
order.  During backdrive, high currents in the output stage 
cause localized heating in the current-carrying transistor 
arid in the metal conductors.  The heating will eventually- 
spread to the entire chip and to the package body, with 
temperature-rise depending on power, duty cycle, thermal 
impedance, etc.  The potential failure mechanisms are 
therefore related to the resultant current densities and 
temperature excursions.  They fall into two categories; 
immediate or catastrophic effects, and cumulative effects 
which degrade component life-time. 
j 
CATASTROPHIC EFFECTS 
A possible immediate effect of the high stress 
+ 2 
currents (50-100 ma per output for T L devices in this 
study) is metallization fusing occurring either in bond- 
wires or chip metallization.  This can result from current 
6 densities greatly in excess of the design maximum (4x10 
2 A/cm is an accepted standard for aluminum chip metalli- 
20       5     2 19 
zation,   2.4x10 A/cm in aluminum bond wires  );  Cur- 
rent densities in the chip metal for devices in this study 
3     2 
ranged from 4x10 A/cm in an output path of sample #11 
5     2 (WECo 41BW) to 2.6x10 A/cm in a ground buss serving 
four output circuits in sample #3 (WECo 41BP) - see 
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Table 4.  Both of these devices have. Ti-Pt-Au metalliza- 
tion.  The highest current density in Al metallization 
was 2.5x10 A/cm in a VCC buss serving two output 
circuits in sample #12 (MOT 10101).  But damage can 
occur even when the stress currents are safely below the 
nominal design limi^. . Variations in fabrication can 
result in thin or narrow chip metal (especially where it 
traverses a step or drops into a contact window), and in 
over-drawn or nicked bond wires.  Also, if the stress is 
prolonged, bond wire heating can result in damage or 
2 fusing.  This, in fact, caused failures in several T L 
buffer/driver devices evaluated in this study (details in 
Section VI). 
0  High currents and resulting hot spots could cause 
failure in poor wire bonds, header bonds, of metal-Si 
contacts.  However, this would not necessarily be bad as 
it eliminates potentially unreliable devices.  Such bonds 
might also fail as a result of the temperature cycling 
effect induced by AC backdrive stress. 
Another potential problem in backdrive stressing is 
thermal second breakdown. This occurs when the tempera- 
ture of a 'hot spot in a junction rises above the intrinsic 
15   3 8 temperature (275°C for a doping level of 10  /cm )  of the 
most-lightly-doped-material.  The resistivity of the hot 
spot decreases, allowing an increase in current, which 
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further heats the hot spot.  If no current limit is 
present (as in force-to-one-stressing),. a thermal runaway 
-^ 
situation evolves and the temperature in the hot spot 
eventually reaches the melting point of silicon.  The 
result is a permanent junction short. Jiot spots can occur 
as a result of current crowding due to contamination or 
junction defects. "* 
8 It has been demonstrated  that, for a junction area 
— fi 0 
of 6x10  cm , the time to reach 125°C is 3ms for a stress 
of 1.2w and 10ms for a stress of 500mw.  These numbers 
assume adiabatic conditions.  They are very conservative - 
especially for chips encapsulated in plastic, attached to 
kovar headers, .or utilizing beam leads.  Therefore junc- 
tion shorts should not be a problem in AC stress condi- 
tions since typical stress pulses are only a few micro- 
seconds.  However, DC stress conditions, whose duration 
can exceed 100ms, may pose problems for packaging tech- 
niques which do not provide adequate heat sinking for 
the chip. 
Latchup of CMOS devices is another problem encoun- 
tered in in-circuit testing.  If the voltage on the 
input or output of a CMOS device gets above VDD or below 
VSS, an SCR effect occurs.  The result is to turn on both 
of the transistors in the output totem-pole, effectively 
shorting VDD to VSS. 
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Reference 9 documents the causes of latchup and 
gives several board-design solutions.  With respect to 
backdriving, the logic 1 level should be kept below VDD 
(e.g. Vj  = 3v for VDD = 5v).  This provides margin to 
prevent overshoot or noise from precipitating latchup. 
It must be emphasized that, although the damage 
described above is generally immediate and of a cata- 
strophic nature, it may go undetected.  This situation 
occurs in the case when a device is tested and sub- 
sequently backdriven as other components are tested.  The 
"A. damaged device will go unnoticed' until some later circuit 
board or system test and might even escape to the field. 
A possible test strategy to relieve this problem is to 
work backwards (logically) through the devices on the 
board, testing the devices at the output end of a logic 
string first.  The backdriven devices are thus tested 
after stress. 
CUMULATIVE EFFECTS 
There are consequences of backdriving which are 
cumulative and which affect device life-time.  The fault 
mechanisms involved include electromigration, thermal 
fatigue, and parametric drift.  The question arises as 
to what portion of a device's useful life is consumed 
during backdrive. 
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Electromigration is the movement of mass in a 
v ■ - 
'conductor, such as aluminum, when sufficient electric 
current is passed through it.  The movement of conductor 
.material is due to the transfer of momentum from the 
charge carriers in the conductor to mobile atoms in the 
13 0 
conductor.    Though it is generally independent of the 
i -    ■ 
shape of the conductor, recent studies indicate a line- 
width dependence (lines < lum being longer lived than 
14 those > 2um for a given current density).    Electro- 
migration is dependent on temperature, thermal gradient, 
and particularly, on current density. 
One consequence of electromigration is an increase 
in the conductor resistance leading eventually to an open 
circuit.  This results from the development of voids in 
the conductor or the depletion of silicon at the ohmic 
contacts (with corresponding deposition at Al grain 
boundaries).  Conductor voids should predominate at 
temperatures below about 210°C with a reported activation 
energy of .54ev.  Silicon depletion occurs at temperatures 
15 
above 210°C with an activation energy of perhaps .89ev. 
Since temperatures during backdriving are not likely to 
exceed 100°C, only metal void formation will be of con- 
cern. , Even if voids are too small to cause device failure, 
it is possible for deposits of transported material to 
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exert sufficient pressure to crack overlying glassivation 
layers. <• 
The high currents and elevated temperatures involved 
in backdriving could cause electromigration damage. 
21 Black  has developed an expression for the median time 
for electromigration failure, tf in hours: 
A eEQ/KT . 
f
~       J2C 
where    T = temperature, °K 
2 J = current density, A/cm 
2 A = Cross sectional area, cm 
-5 K = Boltzman's constant, 8.62x10  ev/6K 
EO = activation energy, ev 
and      C = a constant dependent upon grain size 
and alloy compositon. 
28 Other experimenters  have found even higher sensitivity 
4 
to current density, in some cases up to J . 
The worst-case current density in aluminum found for 
the devices studied is 2.5x10 A/cm in a VCC buss which 
serves two output circuits (sample #12 - MOT 10101).  The 
stress-induced peak temperature for this sample is highest 
for the 5v, 200ms, £>C~ stress.  Though not measured, it 
can be estimated by extrapolating the 5v curve in Figure 7 
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— 90°C seems reasonable (Skilling  found 80°C for a 
SOOmw dissipation). 
Assuming C = 4.7xl0~16 and EO = v.54 (Black)15 yields 
a median time to failure for this device of 4 315 hrs.  In 
Section IV a generalized set of worst-case in-circuit 
test times was developed.  The maximum cumulative test 
time was shown to be only about Is (200ms maximum DC 
stress per test x 5 tests in a board lifetime).  Thus 
the worst case cumulative stress time is insignificant 
compared with the calculated test condition median 
failure time.  This calculation ignores the relaxation 
intervals between the five tests.  It has been observed 
that electromigration is considerably less for pulsed 
currents than for a constant current applied for the 
16 
same cumulative time.  Schoen  has developed an 
expression to account for this difference. 
Thus it appears that electromigration may not be a 
problem in Ibackdrive stressing. However, the variation of 
observed activation energy and sensitivity to current den- 
sity vary widely among various experimenters, and effects 
due to metal grain size, local thermal gradients, etc. are 
not clearly understood for these devices. So it cannot be 
stated with great certainty that electromigration will be 
r 
no problem. 
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The temperature cycling effect of AC backdriving 
gives rise to three potential problems:  surface recon- 
# 
structiori of the chip metallization, thermal fatigue of 
interconnect or chip metal, and thermal fatigue of bond- 
wires and beam-leads. 
Surface reconstruction is the destructive restruc- 
turing of the circuit metallization due to thermal cycling. 
The underlying cause is the difference in thermal coeffi- 
- ■ ^» 
cients of the metal thin film and the underlying silicon 
and Si02.  The reconstruction results from the relief of 
stresses built up in the film by a temperature excursion. 
The effects include the formation of hillocks and whiskers 
on the film's surface, similar to those formed by electro- 
migration.  Open circuits, cracked passivation layers or 
shorting between adjacent paths are possible consequences. 
An empirical relationship has been found relating ^the 
film's yield strength, a , to the temperature difference, 
'18 AT, required for the onset of reconstruction  : 
a    =146 AT «:   . 
Y.  ' ' 
This relationship holds for thin (^lum) Al films 
subjected to 36,000 cycles of AT.  The maximum AT for 
devices backdriven during in-circuit testing might be 7°C 
(200KHZ, lus pulse, 5v).  And maximum number of cycles 
expected in an in-circuit test is 40,000.  Thus, for 
reconstruction to occur during backdriving, the film yield 
3 
strength would have to be 1x10 psi.  Since the yield 
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• 3 
strength of typical circuit metallization is 8x10 psi, 
reconstruction in not expected to be a problem. 
Consider now the temperature cycling effects on beam- 
leaded devices.  In the field, IC's experience temperature 
changes due to a number of factors including climatic 
changes, and equipment startup and shutdown.  Current de- 
sign practice usually assumes a field condition of 1 cycle 
per day of 25°C AT, and a median life of 5x10  cycles (for 
1 FIT or less per device in 4 0 years).  While in produc- 
tion, devices are generally subjected to a temperature 
cycling screen (typically 5 cycles of -40°C to 130°C) in 
order to eliminate so called "early failures".  Beam 
anchors, thermocompression bonds, and bond heels are 
typical sites for such failures.  Although these failures 
occasionally appear in the field, beam fatigue is con- 
sidered to be the "main population" field-failure- 
mechanism. 
4 An in-circuit test will impose a maximum of 4x10 
cycles of 7°C AT (200KHZ, lus pulse, 5v).  Note that, for 
very short pulses, the AT occurs principally at the chip 
surface and is essentially confined to the area of the 
stressed transistor.  This is in contrast to the shop 
screen and field conditions for which the AT is applied to 
the entire package.  This is significant, since the effects 
of temperature cycling are due largely to the differing 
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thermal coefficients of the materials in the package 
structure. 
Still, a rough comparison of in-circuit versus field 
(or shop screen) conditions can be made using the following 
29 
relationship derived from the Coffin - Manson law: 
Nl  fAT2   * 
N2    ATX) 
where N-,, N2 are the numbers of cycles of AT1 and AT~ 
respectively.  The exponent, <f>, is experimentally deter- 
mined.  For "early failures" $ is independent of AT and 
22 
ranges from 4 to 6.  Data presented by Dais and Howland 
suggests a cf> of 5.65 for beam fatigue. 
Using <J> = 4 (a worst-case for this analysis) , in- 
circuit testing is roughly equivalent to 250 cycles in 
■i 
the field (1.7% of lifetime cycles), or about .2 cycle 
of shop screening (4%).  Thus it represents no special 
threat to the lifetime of beam-leaded devices.  Also, the 
stresses involved in plastic-encapsulated, wire-bonded 
devices should be similar to the beam-lead case.  Thus the 
risks associated with in-circuit testing should be low. 
The 5V, 60,000 vector stress conditions applied in this 
study resulted in a AT of 28°C which is equivalent to 
9.4x10 field cycles (643% of lifetime cycles), and 44 
shop cycles (88 0%). 
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Bond wires of chips encapsulated in ceramic packages 
are not rigidly held in place as are those in plastic. - 
Therefore they are susceptible to failure due to wire 
fatigue resulting from repeated thermal-expansion-induced 
wire flexing. This flexure is approximately proportional 
to the power dissipated in the wire and inversely propor- 
tional to the initial loop height (loop heights of 10-12 
mils are considered to give optimum practical 
25 protection). 
2 6 Day and Partridge  > in a study of 1-mil aluminum- 
wedge-bonded 10 06323 transistors, indicated that lead 
power dissipation depends mainly upon lead current with 
only slight dependence on chip power dissipation.  Further, 
once thermal equilibrium is reached, the lead temperature 
remains fairly close to the chip temperature - a result 
of the heat sinking effects of the chip and header.  The 
thermal time constant of the lead alone was estimated to 
be 400ms; and of the' lead connected to the chip to be 
over 10s.  The latter is likely to be a function of 
packaging.  (IC time constants should be larger since the 
chips are much larger than the transistor chip studied. 
Moreover, the longer bond wires in IC's may result in 
wire, temperatures substantially above chip temperature 
for stresses shorter than the thermal time constant of 
the wire-chip combination.) The study also showed that 
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lead-flexing failure is negligible below 500ma lead 
current.  This was based on a. life test which showed no 
7 
' failures after 10  cycles of 315ma pulsed on for 2 0ms, 
2% duty cycle.  Above 500ma, lead motion significantly 
increased.  And at 750ma a 'thermal runaway1 situation 
occurred - lead temperature increases rapidly, increasing 
lead resistance, which, in turn increases power dissipa- 
tion' and temperature until the lead opens. 
19 Nowakowski and Villella  found bond heel fractures 
in 2N2222A transistors subjected, to 50ma, 3 min, 50% 
duty cycle stress.  The fractures occurred in thermal- 
compression bonded parts after 1600 cycles, and in 
ultrasonic-bonded parts after "8200 cycles.  Median 
3 failure occurred at 26x10  cycles for both groups.  After 
3 
45x10  cycles bond-wire pull strengths were found to be 
below 2gms (1.5gms is generally accepted as the minimum 
allowable after packaging).  They concluded that, if parts 
are to be used in power cycling applications, close con- 
0 
trol of the bonding process is eessential to assure that 
tool mar^s, microcracks, or insufficient cross-sectional 
areas are not present on the bond heels, and that 7-10 
mils of loop height be provided. 
Clearly wire-fatigue failure is a potential problem 
for wire-bonded?  ceramic encapsulated devices in in- 
circuit test,. Stress currents can exceed the 500ma 
limit found by Partridge and Day.  Assuming stress 
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voltages of Qv force-to-zero and 3v force-to-one for 
2 
CMOS and T L, and 3v force-to-zero for ECL, currents for 
devices in this study ranged from 13ma in the ground lead 
of sample #14, to 985ma in the ground lead of sample #18. 
Considering only the ceramic, wire-bonded devices the low 
is again 13ma in sample #14, and the high is 626ma in the 
ground leads of samples #9 and #10 (from Table 3).  More- 
over fractures begun by the ih-circuit testing may not 
fail immediately, but can pose reliability problems 
when the devices are subjected to thermal or mechanical 
stress in the field.  But the risks can be minimized 
through the proper selection of stress times.  The AC 
stress times (lus, 2 0% duty cycle) are expected to be 
below the estimated thermal time constant of the wire -* 
(%400ms) even without the benefit of heat sinking by the 
chip.  The maximum DC stress time (200ms) is only half of 
the wire time constant but further reduction may be 
necessary and this will be discussed in section IX. 
Backdrive-induced temperature cycling can possibly 
lead to failure of chip metal, particularly around high 
stress points such as steps or window walls. Under high 
current-density conditions both Joule heating and electro- 
migration might be expected to produce physical changes 
which degrade the metal film. Moreover, if the temper- 
ature of the film gets high enough, metallurgical or 
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chemical reactions might cause failure. 
23 English et al.   have demonstrated a method for 
determining susceptibility to metallization failure due 
to high-current-density pulses for magnetic-bubble-domain 
devices.  This technique, an ohmic non-linearity measure- 
ment, characterizes a conductor's ability to dissipate 
heat (to passivation layers and the substrate).  A 
sequence of square current pulses is applied to the con- 
ductor and the average voltage across it, V,, measured 
with an integrating digital voltmeter.  If the path's I-V 
characteristic is perfectly linear, V, should be zero. 
And so VA is a measure of the path's non-linearity.  The 
A ) 
cause of non-linearity is as follows.  The current pulse 
tends to raise the temperature of the path via Joule 
heating.  An ideally heat-sunk structure will rapidly s*hed 
the heat between pulses, and the path's resistivity will 
remain essentially constant.  Thus the average voltage 
measured will remain near zero.  On the other hand, re- 
tained heat increases the path's resistivity.  This 
results in a non-linear I-V characteristic and non-zero 
measured average voltage.  In this way V, is an indicator 
of the heat sinking properties of the structure (V,=0 
ideal).  It is also an indirect measure of the uniformity 
of the path since hot spots will develop wherever there 
are nicks or thinning as when it passes over a step or 
drops into a window.  A low Va then indicates rapid heat 
- 3f> - 
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t 
sinking, lower conductor temperatures, and a decreased 
likelihood of damage from high-current-density pulses. 
24 Kinsbron et al.   studied .5um thick aluminium strips 
(4wt% copper) of varying non-linearities.  The stripes 
< 
were stressed with lus pulses at 100KHZ rate (i.e. 10% 
7 duty cycle) with resultant current densities of 2-3x10 
2 7 A/cm .  The time-to-failure ranged from 10 pulses for the . 
most non-linear stripes (VA=3.39mv.) to 10  pulses for 
the least non-linear (VA=1.8mv.).  This would seem to 
indicate no problem for backdrive stressing since current 
densities are much lower (10 -10 A/cm ) and the number 
4 of pulses is three or more orders of magnitude less (10 )./ 
However, time-to-failure is strongly dependent upon 
the path's non-linearity — roughly doubling V, reduces 
4 time-to-faxlure by a factor of 10 ., And V is influenced 
by the presence of alloying elements, aluminium grain size, 
surface topography, and the materials used in the insula- 
tion and passivation layers.  Non-linearity characterization 
has to date only been performed on magnetic-bubble-device 
structures due to the very high current-densities involved 
with them.  There is a need for such characterization of 
other IC'structures such as those encountered in devices 
typically exposed to in-circuit testing.  In fact, the 
measurement of V may prove to be a useful tool for deter- 
mining the suitability of devices for in-circuit testing. 
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VI.  PRELIMINARY EXPERIMENTS 
Prior to committing to the full stress study, two 
abbreviated experiments were conducted to determine 
whether serious problems existed which would require a 
redesign of the main experiments. 
Two groups of 15 devices were taken from each of 
the 21 samples.  One group was pulse stressed (AC) and 
the second DC stressed.  For all but two samples the 
+   + force-to-one condition (AC , DC ) was used because it 
is the worst-case.  The two ECL samples, 12 and 13, had 
their outputs forced-to-zero, (AC , DC ) since back- 
driving high causes no stress.  In all cases the devices 
were stressed one at a time with all outputs driven 
simultaneously.  The device supply voltage was 5V for 
2 T L, and CMOS, and 5.2V for ECL.  Timing conditions were 
as specified in Table 5.  Stressing was begun using 
2 
stress voltages of 5V for T L, 4V for CMOS, and OV for 
ECL.  The devices were electrically tested before and 
after stress in order to detect changes in performance. 
Electrical test failures in several samples lead to a 
repeat of the experiments at reduced stress voltages. 
Table 6 summarizes the results. 
AC RESULTS 
, The Texas Instrument buffer/driver devices, samples 
#7 and'#9, sustained numerous failures in the 5V stress. 
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The cause was fusing of the ground bond wire(s)".  This 
fusing has been shown to occur in 1 mil Al wires for 
currents in the range 1.2A - 1.9A (or current densities 
5    2  19 in excess of 2.4x10  A/cm ).    The equivalent National 
Semiconductor samples, #8 and #10, had no failures.  A 
comparison of these samples is as follows: 
Wire   Unstressed Wire     Current 
Dia.    Analysis, WT%      Density  % Device 
mil.   Si   i0   Cu  Other   A/cm    Failures 
TI  #7    .98  1.1   .8   0     .3    1.6xl05      100 
(in each of 
2 wires) 
NAT #8        Chip-on-tape in plastic package      0 
TI  #9  .1.02  1.0   .9   0     .8    1.2xl05      73.3 
NAT #10  1.05  1.2  <.2   0     .8    1.2xl05        0 
Samples #7, 9, and 10 were ceramic packages; #8 
was encapsulated in plastic.  Chip-on-tape with plastic 
encapsulation probably tolerates higher current-densities 
than wire bonds in ceramic packages (in part due to the 
intimate contact of the chip with the package body which 
improves heat sinking).  This can account for the per- 
formance difference between #8 and #7.  However, current 
density alone cannot account for the TI failures since 
5    2 
even the highest density (1.6x10 A/cm in #7) was still 
5    2 below the fusing threshold (2.4x10 A/cm ).  Furthermore 
the current-density in TI #9 which had 73.3% failures 
was the same as in NAT #10 which had none. 
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The failed wires had a wrinkled or shriveled appear- 
ance, while wires in good devices showed no damage 
whatever.  The wrinkled appearance is characteristic of 
excessive heating and resulting oxidation.  Wires which 
fail suddenly due to currents above the fusing threshold 
generally appear undamaged but for a ball of metal on 
one or both of the open ends.  Analysis of the oxygen 
content of the wires after stress revealed the following: 
Wt. Percent Oxygen 
Failed Wires   Good Wires 
TI #7 39.4 .9 
TI #9 36.7 1.4 
NAT #10 . - .8 
The higher oxygen content in the failed wires confirms 
the proximate cause of failure as oxidation of the wires 
due to heating during stress.  The performance difference 
could be due to a greater supply of oxygen (or water vapor) 
in the cavity gas of the TI samples.  This is possible 
since some package sealing techniques require an oxygen- 
rich ambient.  Unfortunately, attempts to analyze the 
cavity gasses Were inconclusive. 
The oxidation process is, of course, accelerated by 
heat.  In this instance it is also a positive feedback 
situation.  As,the surface of the wire oxidizes the wire, 
resistivity increases causing additional joule heating 
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thus accelerating the oxidation.  Therefore potential 
causes of heating were investigated. 
One possible cause can be the presence of alloying 
— > ■*• 
agents in the Al wire.  These agents can increase the 
wire's resistivity.  In addition they are not always uni- 
formly distributed and can cbi-lect in pockets of high 
concentration (especially at metal grain boundaries) 
causing hot spots when the wire carries current.  Such 
pockets of Si were found, by electron microprobe, to 
exist in all three wire bonded samples; but with equal 
density in each.  Total concentration of alloying agents 
was slightly greater in the TI wires:  2.7 wfc.% versus 
2.2 wt.% in NAT.  Differences in grain structure could 
also affect resistivity.  Attempts to evaluate grain 
structure in the above samples Were unsuccessful, due 
mostly to the very small sj.ze of the specimens and to 
the fact that grain structure was obscured by wire 
drawing.  However differences in surface texture were 
noted. 
From the above it is concluded that oxidation, 
accelerated by joule heating in the wires, is the indi- 
cated cause of failure.  However no clear evidence was 
found to account for the performance difference between 
the NAT and TI samples. 
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No chip metallization damage was observed in any 
of the failures.  Current density in the chip ground- 
5    2 path-metallization ranged from 3.1x10 A/cm in #9 to 
fi     2 1.25x10  A/cm  in #7.  As was the case in the wires, 
the currents were below the threshold for fusing 
(4x10 A/cm ).    The chip also has the advantage of 
conductive heat transfer through the die bond.  On the 
other hand, the wires are suspended in space and can 
only lose heat by conduction at the bonds or by radia- 
tion (except #8 which was plastic encapsulated).  In 
f 
fact, wires which failed in this study were opened in 
the middle - the hottest point.  Therefore it is reason- 
able that no chip metal damage was observed. 
The AC stress was repeated for samples #7 and #9 
with a stress voltage of 3V.  This reduced the current 
5     2 density in the wires to .9x10 A/cm in #7 and 
5     2 1.1x10 A/cm  in #9.  There were no failures. 
Consider now sample #11.  It is a Western Electric, 
2 beam leaded, T L buffer/driver similar to the TI or NAT 
7437 (#9 or #10).  Its total ground current during 5V 
stress is more than 60% greater than the TI or NAT 
devices (1A versus .6A in #9 and .7A. in #10).  Yet 
it sustained no failures.  It would appear that the beam 
leads are not only adequate for the stress currents, but 
may also be effective in conducting the heat generated 
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on the chip thus preventing metallization damage. 
The ECL high voltage stress (outputs forced to V^ 
EE 
or OV) was terminated when the first devices stressed 
sustained bond wire failures.  A V  bond wire opened in 
Motorola #12 due to the high current-density, 
5    2 
^3.5x10 A/cm , i.e. above the fusing threshold.  There 
was also evidence of voids in the chip V  buss (upper 
level metallization).  In Fairchild #13 an output-pin 
5     2 bond-wire fused open (current density ^.9x10 A/cm ) 
but there was no chip-metal damage.' It is theorized 
that a nick or thin spot in the wire caused it to fail 
early.  The resulting 25% reduction in the stress cur- 
rent (the device has four outputs) was sufficient to 
protect the V-, wire and circuit metal. 
The failures in„samples #12 and #13 were in the 
first devices stressed and were identified immediately. 
Because the stress currents were above the wire-fusing 
limit, it was decided to relax the voltage conditions 
for the remaining"devices by raising the force-to-zero 
voltage to 3V.  This imposes a 2.2V stress on the output 
transistor as would be the case in normal in-circuit 
testing.  There were no failures. 
DC RESULTS 
Those samples which had failures in the high volt- 
age AC stress were DC stressed at reduced voltage (#7 
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and #9 at 3V 'force-to-one', #12 and #13 at 3V 'force- 
2 
to-zero').  The others were stressed at 5V for T L, 4V 
for CMOS. 
The ECL samples (#12 and #13) had no failures at 3V. 
The TI buffer/drivers again performed badly, failing 60% 
and 13% in samples #7 and #9 respectively, also at 3V. 
The NAT wire bonded devices (#10) experienced 33% failures 
while the chip-on-tape devices (#8) had none - both at 5V. 
All of the above failures were due to open ground- 
bond-wires but had no obvious chip-metal damage.  The 
failed wires again had a wrinkled, over-heated appear- 
ance.  Like the AC stress failures, the apparent failure 
mechanism is heat build up and resulting oxidation of 
the wires.  The DC stress time is much greater than the 
AC (200 ms vs 94 us) and thus results in increased wire 
temperatures.  This explains the failures in #10 which 
had passed the 5V AC stress; and in #7 and #9 which had 
passed the 3V AC stress. 
Sample #18, a Western Electric open-collector 
buffer/driver, had 53% failures due to chip-metal opens 
(stress voltage = 5V).  In each case the failure was 
in the Ti-Pt-Au metal path connecting the emitter.of the 
output transistor to the ground buss (current density 
5    2 6.5x10 A/cm ).  The open was located at an xnsulator 
step, where the metal is usually thinnest.  There was 
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no other metal deterioration.  The outputs which failed 
were those nearest the ground beam lead.  This suggests 
that resistance in the chip's ground buss may have 
limited current in the other output circuits. 
PARAMETRIC SHIFTS 
All of the groups were evaluated for shifts in appro- 
2 priate DC parameters:  VQT in T L codes, IQ  in CMOS, 
2 VQ in ECL.  The T L V\_ measurement xs made by deter- 
mining the voltage required to maintain a prescribed 
current into the device output.  Any increase in re- 
sistance in the circuit path from the output pin to the 
ground pin would therefore cause an increase in the mea- 
sured voltage.  Backdrive stressing can increase this 
resistance by inducing metal deterioration (through 
electromigration), metal-to-silicon1 contact damage, or 
junction damage.  The result would be an increase, though 
not necessarily a failure, in VQL.  For CMOS, the VQ_ 
measurement is made without forcing any current, and is 
therefore not very sensitive to changes in circuit path 
resistance.  However, I,-, is evaluated by imposing a UJU 
prescribed voltage on the output and measuring the 
resultant current.  Thus a drop in I0L is a potential 
indicator of backdrive stress damage.  Lastly, for ECL 
devices, V0H is measured with the output supplying cur- 
rent to a load.  Again, a drop in Vnw may indicate a 
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OH 
backdrive stress effect. 
The above parameter shifts were calculated for 
each of the stressed samples and the results compared 
with those of unstressed control groups of equal size. 
Slight differences were* noted in individual devices and, 
to a lesser-extent, in entire samples.  None, however, 
were judged to be significant enough to warrant special 
attention in the design of the main experiment. 
PRELIMINARY CONCLUSIONS 
In summarizing the above experiments the following 
2 points can be made:  wire bonded T L buffer/drivers in 
+ hermetxc packages may tolerate 3V AC  stress but not 5V; 
ECL devices can tolerate 3V but not OV AC~ stress; DC 
2 is probably worst-case due to wire heating; T L buffer/ 
drivers cannot withstand 200ms DC  stress at the voltage 
normally used for board test (3V); no significant 
parametric shifts were observed even under maximum stress 
conditions. 
The preliminary results indicated that the main 
experiments could proceed with timing and device power 
as shown in Table 5, but with the force-to-one stress 
voltage reduced to 3V for all samples.  Also, the force- 
to-zero voltage for ECL samples was increased to 3V 
(-2.2V relative to V c).  This was done partly in re- 
sponse to the failures in several samples at 5V (AC : 
#7, #9; DC+:  #10, #18; AC":  #12, #13) but also to 
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better simulate actual in-circuit test conditions.  The 
experiments at 5V (OV force-to-zero for ECL) were 
intended only to identify first-order sensitivities 
such as those found in the ECL devices and wire-bonded- 
hermetic buffer/drivers. 
Due to the 3V, DC  experiment failures in the low- 
impedance drivers, a DC  step stress sequence was de- 
signed for samples #7, #9, #10, #18, and, for purposes 
of comparison, #8.  The intent was to determine a safe 
operating po4nt for DC  stressing. 
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VII.  MAIN EXPERIMENT 
Each of the 21 samples was divided for four separate 
sub-experiments plus a control group (40 devices in each) . 
The sub-experiments generally consisted of AC , DC , AC , 
and DC  stressing.  Exceptions to this format were ECL 
samples #12 and #13 (FSC and MOT 10101 devices) which 
did not receive AC  or DC , and sample #18 (WECO 4IBS) 
which is an open-collector device and therefore did not 
receive AC or DC stressing.  Device power supply volt- 
age was 5.2V for ECL samples and SV for all others. 
The force-to-one voltage was 3V.  Fprce-to-zero voltage 
was 3V for ECL samples and 0V for the others.  The DC 
sub-experiments of samples #7/ #8, #9, #10, and #18 were 
step-stressed and electrically tested at the stress times 
shown in Table 7.  Timing conditions for all other sub- 
experiments were as shown in Table 5. 
ELECTRICAL TEST RESULTS 
Consider first those sub-experiments which were not 
+ + DC  step-stressed.  Only two groups, both AC , experi- 
enced failures:  #7, a TI 74S37 device; #21, a WECO 41T. 
Visual inspection of good devices in all groups showed 
no damage to either the wires, the beam leads, or the 
chip metal. 
The TI 74S37 had 4 failures due to opened ground 
bond-wires - a failure rate of 10%.  The failures had the 
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same characteristics as were described in Section VI for 
the DC preliminary experiment failures, and showed no 
chip metal damage.  In the preliminary experiment this 
sample failed 100% at 5V but had no failures at 3V. 
(0/15 is not statistically incompatible with 4/40 
failures). 
27 The manufacturer's IQS specification  for the 
74S37 states that no more than one output may be brought 
to ground at one time.  Further, the duration of the 
test must be limited to 100ms (1 sec. for the 7437 and 
74LS37).  These requirements definitely impact the AC~ 
and DC  stresses (which all groups passed).  However, 
since no test-time-limit is given for the I0L specifi- 
cation, these requirements may serve as a rough guide 
+      + to the durability of the device in the AC and DC 
stresses.. In all of the stresses imposed in this study, 
all device outputs were stressed simultaneously.  As 
+ 
will be discussed later, the DC  step stress of #7 
showed no failures until the 100ms (Is cumulative) 
point.  The cumulative stress time of the AC group 
4 
was 28s (94 us x 6x10 pulses x 5 bursts).  Thus it 
appears that wire failure may be avoided by driving 
the outputs singly to reduce the current density or by 
applying fewer pulses to reduce cumulative stress time _ 
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and, consequentially, the cumulative wire heating 
3 (<10 , lOOus pulses would have met the 100ms requirement). 
For the in-circuit test environment, these conditions, 
the latter one especially, could be met with appropri- 
ate board layout and the vector partitioning described 
in Sections III and IV. 
The WECo 4IT sample experienced a single failure 
in AC  stressing.  A chip ground path fused at a point 
where it traverses a step.  The current density in this 
6     2 path is nominally on the order of 10 A/cm  (Table 4) 
which is rather high for samples in this study.  Since 
there were no failures under the more severe stress, 
it is likely that this single failure was due to 
unusually thin metal at the step.  This failure con- 
stituted only 1.8% of the devices tested, but illustrates 
that anomalous weak devices may be destroyed by back- 
dr-ive even though the bulk of the population performs 
c-    satisfactorily. 
DC+ STEP-STRESS 
+ Table 7 summarizes the results of the 3V DC step- 
stress sequence of the five buffer/driver samples.  The 
sequence was terminated at the limit of the stressor's 
capabilities, 1.6s.  Two samples had no failures: #8 - 
a NAT 74LS37, #18 - a WECo 41BS. "A third sample, #10 - 
a NAT 7437, did not have its first failure until the 
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800ms stress point (8s cumulative stress).  The two re- 
maining samples experienced single failures at 100ms: 
#7 - a TI 74S37, #9 - a TI 7437.  The latter had 
respectively 50% and 20% cumulative failures at 200ms - 
the worst-case DC in-circuit test conditions.  All of 
the failures were open ground bond-wires having the 
same characteristics described earlier.  There was no 
obvious chip metal damage.  Wires in good devices 
appeared unaffected. 
The performance of #8 up to 200ms is not surprising 
since an earlier sample survived 200ms at 5V.  The lack 
of failures through 1.6s (16s cumulative time) is 
attributed in part to its lower power as compared with 
the other buffer/drivers (95 ma/285 mw per output 
versus 150 ma/450 mw per output for the next lowest, #10), 
The plastic-encapsulated chip-on-tape fabrication is 
also possibly a factor. 
The improved results of #18, which had 53% failures 
at 5V, results from the 10% stress current reduction (46% 
power reduction) at 3V.  The current capacity (and possi- 
bly heat sinking capability) of the beam leads probably 
contributes to its durability to 1.6s. 
Sample #10 passed the 200 ms requirement, but 5% 
failed at 800 ms, and a cumulative 7.5% at 1.6s.  How- 
ever, #7, and #9 again performed poorly with first 
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failures occurring at 100 ms (only half of the worse-case 
DC in-circuit stress, 2 00 ms).  Joule heating resulting 
in wire oxidation is again apparently the cause of 
failure.  From Table 7 it appears that the cumulative 
effects of short-duration stresses (less than 25 ms) is 
not a major problem.  During short pulse sequences, wire 
temperatures probably do not get high enough to signifi- 
cantly accelerate oxidation.  At stresses longer than 
100 ms the failures increase dramatically. 
, Clearly the failure mode occurring in both AC  and 
DC  stressing is strongly wire-temperature dependent. 
Thus the better performance of sample #10 may be due 
to lower bond-wire temperature.  One possible explana- 
tion comes from the following table of pre-stress wire 
pull-strength results: 
Mode-of-Failure as Percent of 
Pull-Strength, Total Tested 
gms 
Failure at 
Sample Mean Sigma Wire Break Bond Heel 
7 2.57 .84 30.3 '69.7 
9 2.49 .59  ... 34.5 65.5 
10 3.74 .72 66.7 33.3 
Note the much lower pull strengths of #7 and #9.  More 
importantly, the mode-of-failure - predominantly bond 
heel - indicates that this is not simply a measure of 
wire strength.  Rather, it may be an indication of 
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reduced wire cross-section at the heel of the bond caused 
by thinning or nicks.  In addition to increasing re- 
sistivity (causing increased heating) the reduced cross- 
section can also hinder the heat flow from the wire to 
the chip and the package body.  Combined with other 
factors such as the presence of oxygen in the cavity gas 
(discussed earlier) the reduced wire cross-section may 
help to explain the performance discrepancy between 
these otherwise similar samples.  More generally, wire 
bonding/ which is a poorly-controlled process, may 
have a significant effect on failure rates due to 
backdriving. 
PARAMETRIC SHIFTS ' 
Upon completion of the stressing, each stress group 
was evaluated for changes in pertinent DC parameters and 
propagation delay.  The DC step stress groups were 
evaluated at the time of first failure or, if they sur- 
vived, at the 1.6s stress point.  In each case the 
parameters evaluated were propagation delay, VQL, VQH, 
I^_ , l~„, and I.~0.  The evaluation of each parameter U±j    Uti Uo 
proceeded as follows.  First the change (A) in the 
parameter was calculated for each device in a stress 
group.  Then the mean, x^, and standard deviation, cr^, 
of the changes were calculated for all devices in the 
group.  The x ana a   were compared with those of the 
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control group of the same sample to account for test 
set drift and changes due to electrical testing. ^Jn 
general the difference between x. and a. of the stress 
group and that of the control group was no more than 
1 - 2% of the nominal value of that parameter.  That 
is, on the average, no parameter mean shifted more 
than 2% from its original value due to backdrive stress. 
For the several cases in which the parameter mean 
appeared to shift more than 2%, a more detailed analysis 
of the data was conducted in order to verify whether the 
shift was stress, induced. 
+      + By way of example, consider the AC  and DC V 
measurements of sample #3, a WECd 41BP inverter: 
OL 
Stress Group 
Control 
AC+ 
DC+ 
v0L Shift 
(Post-Stress VOL - Pre-Stress VQr) mv 
(xA + 2aA) Stress 
-(xA + 2aJ Control *A 
5.3 
9.0 
7.0 
^A 
4.2 
14.9 
8.9 
(Pre-Stress VQL,  (286) (34.2) 
300 devices) 
25.1 
11.1 
Note that the standard deviation a.,   is much larger for 
the stressed groups.  Though the DC stress is the worst- 
case stress, the greatest shift is for the AC  group. 
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Its mean shift, relative to the controls, is 3.7 mV or 
1.3% of the pre-stress mean V^..  The 2a  shift, 25.1 mV, 
UJJ 
is 8.8% of the pre-stress mean VnT, 
Even more important is the fact that 10% of the 
measurements (4 0 devices x 7 outputs per device = 28 0 
measurements total) indicated V_T increases of 23 - 
133 mV.  This is shown in the histogram of calculated 
stressed-device A's, Figure 10a.  It also appears as a 
tail in the histogram of post-stress VQ measurements in 
Figure lib.  This tail is not present in the pre-stress 
VQL histrogram, Figure 11a.  Though no device failed 
the VOL specification (must be less than 400 mV at an 
27 IOL of 9.8 ma.)  , this apparent increase in VQ would 
be very significant if it can be attributed to the 
backdrive stress.  However, the histogram of control- 
group A's, Figure 10b, also indicates a moderate VQ 
increase in about 10% of the measurements.  In this case 
the tail is not so obvious in the 'post-stress' VQT 
histogram, Figure 12b.  Therefore, with comparable 
increases indicated in both the control and stressed 
groups, the validity of the measurement is called into 
question. 
This was investigated by separately plotting the 
histogram of the VQL A's for each output pin.  Figures 13 
a and b are two such plots from the stressed group - 
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plots of the same pins of the control group appear essen- 
tially the same.  Figure 13a is representative of six 
of the seven output pins.  It shows a modest increase in 
VQ of 2-4 mV.  Figure 13b is the seventh output pin 
and shows a shift of 21 - 113 mV.  Since this shift is 
indicated on the same pin for both the control and 
stressed devices, it is attributable to the test set and 
cannot be associated with the backdrive -stress. 
An analysis similar to the above was conducted for 
each case in which the comparison of x. and a.   between 
control and stressed groups indicated a potential 
problem.  In no case was a stress-induced parameter 
shift of more than 1-2% found. 
BOND-WIRE PULL-STRENGTHS 
Pull strengths of the power supply, ground, and 
output bond-wires were evaluated in ten devices from 
each of the stress groups and the controls.  (Because of 
the large number of failures in the DC  step stress, 
the DC groups of samples #7 and #9 were not measured). 
In general the mean pull strengths of the stressed 
groups were several tenths of a gram greater than those 
of the controls. Also there was a slight difference in 
the nature of the failure for the wire under test. The 
control groups failed 63% at the bond heel and 37% for 
breaks in the wire.  The stress groups had more wire 
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breaks, 42%, and fewer bond heel breaks, 57%.  Though 
this difference is not v^ry large, it xloes indicate that 
the potential failure mechanism of 'bond heel fracture due 
to wire fatigue1 was not in evidence.  This is further 
supported by the increased pull strengths after stress. 
Increased pull-strength and increased wire breaks were 
not clearly correlated with stress group (AC vs DC, + vs -) 
or with stressed wire versus non-stressed wire (e.g. in + 
stress ground and output wires are stressed, power supply 
wires are not).  Two of the largest increases were found 
in samples #1, a TI 7404, and #14, a MOT 4069: 
Pull Strength, gms 
Sample AC+ DC+ AC~ DC~ Control 
1 X 3.3 2.9 2.1 2.1 2.1 
0 .5 .7 .6 .8 .7 
14 X 4.8 4.9 5.0 5.1 2.9 
0 .8 .7 .8 .8 .5 
Note that in #1 the greater increases correspond to the + 
groups, but for #14 all groups increased about the same. 
Note also that the greater increase, ^ 2gms, occurs for 
sample #14 which carries the least stress current 
(Table 3). 
Finally neither the shift in failure mode nor the 
apparent increase in pull strengths is expected to cause 
any device failures. 
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Sample #4, a TI 74LS04, experienced an unusual type 
of bond failure during the pull strength test.  During the 
measurement/ the bond wire normally breaks in the middle 
or at one or the other bond heel.  However, in sample #4, 
the bond pad pulled free of the chip in a large number of 
measurements.  An analysis of the measurements is given in 
Table 8.  The pads did not appear loose or peeling prior 
to the actual pull strength test.  In each case all of the 
metal under the wire-bond pulled off of the insulator. 
The metallization is typical of the Schottky device 
family.  A tungsten-titanium barrier is employed under the 
aluminum to keep it from diffusing into the platinum- 
silicide which forms the Schottky diodes.  Poor metal-to- 
insulator adhesion is a recurrent problem with this 
metallization scheme. 
As indicated in Table 8A 'the incidence of bond pad 
separation is much greater in the stressed groups than in 
the control devices.  This would indeed be a problem if it 
could be shown that the backdriving was the principal 
factor in weakening pad adhesion.  However, on inspection 
it was found that the control devices carried a later date 
code, 7940, than the stressed devices, 7936 (4 weeks 
difference).  It is therefore suspected that the stressed 
devices might have originally had weak bond pads.  Since 
unstressed 7936 date coded devices were not available for 
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+ 
measurement, a special AC  stress was performed on fresh 
7940 date-code devices in order to reevaluate the effect 
on bond pad adhesion.  Forty devices were AC  stressed 
at 3v, with five bursts of 6x10 vectors, each burst 
followed by 25s recovery time.  This is an order of 
4 
magnitude more severe than the 6x10  vector stress used 
previously.  If backdriving was a significant factor in 
the earlier results, an even greater incidence of sep- 
arated pads should result - possibly even electrical test 
failures.  However, all of the specially-stressed devices 
passed electrical test and, as shown in Table 8A, the 
incidence of pad separation was on the order of that 
exhibited by the unstressed controls.  Therefore this 
extreme backdrive stress did not appear to significantly 
weaken bond pad adhesion in devices having good initial 
adhesion. 
If initially-weak bond pads are further degraded by 
backdriving, there should be correlation between the 
function of the affected pad, the polarity of the stress, 
and the number of bond pad failures.  Ground bond-wires 
carry the highest stress current during + stresses, and 
therefore the + stress should have the greatest effect. 
Similarly, power supply pads have the highest currents 
during - stresses.  Output pads, which typically carry 
only 25% of either ground or power supply stress cur- 
rents, should be the least affected. 
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A tabulation of the separated pads of sample #4, 
arranged by device function, is presented in Table' 8A. 
Note that the gound pads evidence predictably more 
separations after the + stresses than after - stresses 
(9 pads separated versus 5).  But more power supply pads 
separated after + stresses (7 vs. 4), which is indeed 
surprising since essentially no current flows in the 
supply leads during + stress.  Four output wires are 
measured for each ground and power supply wire, so the 
fact that there were proportionately fewer output pads 
separated (7) than either ground (14) or power supply (11) 
pads is consistent with stress current conditions. 
Finally, there were more pad separations in the + stress 
groups (10.3% in AC , 10.8% in DC ) than in the - stress 
groups (4.4% in AC , 8.1% in DC ) which is consistent 
with power dissipation and chip temperature during stress. 
The above results indicate that backdrive may be a 
factor in further weakening poorly adhered bond pads (even 
though there is no justification for the power supply pad 
failures after + stress).  But in terms of actual measured 
pull strengths, the effect is not pronounced.  Table 8B 
indicates that while the mean pull strength of the 
separated pads is .5gm to Ugm lower than that of the other 
modes, the lowest pull strength is comparable or slightly 
greater.  Moreover the mean pull strengths of the 
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separated pads of the stressed groups are not appreciably 
less than that of the controls (the measurement apparatus 
has a resolution of .1 - .2gm).  Thus it is concluded 
that backdrive should not significantly affect the impact 
of poor bond adherence on device reliability. 
o 
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VIII.  SUMMARY OF EXPERIMENTS 
With the exception of some buffer/driver devices, 
backdriving at 3.0 volts maximum to 60,000 vectors AC, or 
200ms DC, resulted in no significant adverse effects on 
the devices in this study.  Because of their poor per- 
+      + formance in both AC  and DC  stressing, it is recommended 
that backdriving of buffer/driver devices be avoided.  If 
this is not possible, then the. precautions described below 
must be followed. 
In those experiments for which the stress conditions ' 
most nearly approximated actual in-circuit test conditions, 
there were no failures in the AC , and DC groups.  Only 5 
devices failed the AC  stress.  One failure was due to a 
suspected metal weakness in a single chip.  The remaining 
four were bond-wire opens in buffer/drivers.  As expected, 
the DC stress was worst case.  Stxll, only two samples 
had failures at less than 200ms of stress, and these also 
+ 
were buffer/drivers.  Fourteen samples were DC stressed 
at 200ms and passed.  Three were step stressed to 1.6s 
(16s cumulative time) and two passed.  The third had its 
first failure at 8Q0ms (8s cumulative time) and accumulated 
7.5% failures by 1.6s. 
The dominant failure mode in these stress experiments 
was bond-wire failure ostensibly due to wire oxidation 
accelerated by joule heating (most occurred in DC stress 
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5     2 
at current densities of 1.2 - 1.6x10 A/cm ).  Even these 
failures (buffer/drivers) probably could have been avoided 
by^backdriving only one output at a time and by reducing 
the DC stress time to 50ms or less.  The only other 
failures in the study were due to fused chip metallization 
in gold-metallized devices.  They accounted for a"failure 
rate of 53% in one sample in the extreme-stress pre- 
liminary experiments.  However, only one failure occurred 
under normal stress conditions.  This failure was attrib- 
uted to metallization thinning at at step on a single 
chip.  Other potential failure modes which were not in 
evidence were:  junction shorts, metallization deteriora- 
tion due to electromigration, surface reconstruction, 
bond heel fractures, and parametric drift. 
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IX.  CONCLUSIONS AND RECOMMENDATIONS 
The performance of the devices in this study should 
not encourage the application to in-circuit testing of 
all of the timing and voltage conditions used here. 
Rather, a reduction in stress times and voltage levels 
should be made as described below to allow margin for 
variations in device topology, processing, etc.  Moreover, 
though this study attempted to cover a broad cross-section 
of the technologies and fabrication techniques available, 
it was not all-inclusive.  Exceptions include:  NMOS, HIC's, 
gate array designs, combination digital/linear devices/ and 
others.  Additional work is need on LSI/VLSI devices which 
are being built to ever, tightening design rules.  Circuits 
such as micro-processors, memories, and UARTS were specif- 
ically excluded from this study in order to simplify the 
design of the backdrive apparatus.  Still, the results 
presented here should be applicable to such devices pro- 
vided that their design rules - particularly current den- 
sity limits - are consistent with those reported on here. 
Following are conclusions drawn from this study in 
the areas of in-circuit test conditions, device design 
and packaging, and device qualification specifications: 
IN-CIRCUIT TEST CONDITIONS 
For a power supply voltage of 5v (5.2v ECL) the 
acceptable force-to-one potential is 3v; and the 
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force-to-zero potential is Ov (3v ECL).  In addition to 
minimizing, the stress currents, these voltages offer 
margin against a latch-up problem in CMOS. 
Concerning test vector table lengths, 40,000 vectors 
(up to lOOus width) of < 50% duty cycle appear safe for 
most devices (possibly even for high current devices such 
as buffer/drivers if only one output is driven at a time). 
Single pulses (or vector sequences with duty cycle 
> 50%) should be limited to 100 milliseconds maximum for 
standard logic devices and to 50 milliseconds or less for 
low-output-impedance devices.  It is strongly recommended 
that backdriving low-output-impedance devices be avoided 
altogether or limited to one output at a time, if possible. 
DEVICE DESIGN AND PACKAGING 
Current design practice which emphasizes smooth 
transitions over steps (minimizing metal thinning) reduces 
the potential for damage due to fused metallization.  But 
occasional failures will still occur when particles or 
other anomolies cause thinning in individual chips. 
Results from devices in this study indicate a chip metal- 
fi     2 lization maximum current-density of 2x10 A/cm for 
aluminum.  The results for the Ti-Pt-Au system are not 
as clear.  Opens occurred at an insulator step at a 
5    2 
current density of 6.5x10 A/cm and chip power dissipa- 
tion of 5.5w (WECO 41BS, open collector, buffer/driver). 
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The same device had no failures at a reduced stress of 
5    2 5.9x10 A/cm and 3w.  But other WECO gold-metallized 
fi     2 devices sustained currents on the order of 1.5x10 A/cm 
without failure.  Metal thinning over the step is not 
sufficient to account for this performance discrepancy. 
Therefore further study is needed before current-density 
limits can be clearly established. 
Regarding packaging, beam leads, chip-on-tape, and 
plastic encapsulated bond-wires all appear superior to 
ceramic encapsulated (free-standing) bond-wires - due to 
improved heat sinking.  The evidence suggests a maximum 
5    2 
current-density of 1x10  A/cm  in free-standing, 1 mil, 
Al bond wires.  But it must be recognized that bond 
quality can be a factor in bond-wire failure.  Since wire- 
bonding is a poorly controlled process it may thus effect 
the failure rate of backdriven devices. 
A more important factor, especially for high current 
devices, may be the presence of oxygen or moisture in the 
cavity of ceramic devices.  The data indicate that this 
can precipitate failure under extended DC stress due to 
wire oxidation.  Thus packaging in a dry, oxygen-frees 
atmosphere should increase the maximum bond-wire current 
density limit. 
SPECIFICATIONS AND SCREENS 
At present, device specifications do not assure the 
suitability of devices for this test approach.  Only the 
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IOS test places the device under conditions similar to 
in-circuit testing.  The IOS spec can, however, serve as 
a rough guide to the safe test conditions of the force-to- 
zero condition and possibly the force^to-one.  Clearly all 
of the manufacturer's caveats regarding DC measurements 
shoi^ld be followed even though they do not specifically 
address the in-circuit test situation (as evidenced by the 
'test time and number of outputs tested' restraints in the 
IOS specification). 
Processing variations may result in increased sus- 
ceptibility to backdrive damage in individual devices or 
entire lots.  For example the TI 7404 devices (date code 
7927) studied herein drew 7Oma/output during 3v stress. 
An individual device data coded 7818 was found to draw 
129ma.  Topologically the two circuits appeared the same. 
The increased current may therefore be the result of 
higher beta in the bottom transistor, possibly due to 
augmented base doping.  Had the 7818 date code been 
available for study, one would expect fused bond-wire 
5 
faiiu^fes due to the increased current density (1.6x10 
2 4    2 A/cm in the 7818 date code versus 8x10 A/cm in the 
7927 date code).  Therefore in order to protect against 
process variations and to eliminate 'weak' devices a 100% 
screen should be performed at device test on all devices 
intended for in-situ testing.  The conditions proposed are 
- 67 - 
a DC stress of 200ms at 3v, with all outputs stressed in 
parallel, unless circuit board test restrictions permit 
lower stress screening.  Qualification testing of new 
device codes could perhaps consist of five 5v, 200ms DC 
stresses separated by no less than 20s, all outputs 
stressed in parallel.  A repeat of the test at lower 
voltage can be performed if significant failures occur at 
5v.  In any event, it is recommended that 100% screening 
be at least representative of worst-case circuit board 
test and that device qualification tests be performed at 
higher voltage and for at least twice the time duration 
as worst-case circuit board test. 
7   - 68 - 
X.  SUMMARY 
This study"was designed to assess the feasibility of 
in-situ testing using a limited spectrum of the devices 
and technologies currently available.  The results 
indicate that most devices can probably be tested without 
damage, but the sample sizes were too small to evaluate 
failure rates below 2 or 3 percent. 
A 100% screen during device test is recommended to 
„guard against process variations and to eliminate weak 
devices.  A sample qualification test (at greater than the 
maximum stress voltage and at least twice the maximum 
stress time) is recommended for all new devices to be 
subjected to in-situ testing.  Such testing may be 
expensive due to the test times involved. 
Much work remains to develop design guidelines and to 
determine the suitability of using voltage as an acceler- 
ator to economize testing time.  It can be expected that 
designers and manufacturers will be reluctant to accept 
requirements on devices until designs are reviewed and 
\ more data are gathered on the performance of each device 
type.  Until such design rules, qualification tests and 
device screens are implemented, there will be at least a 
finite risk for devices undergoing backdrive stress. 
- 69 - 
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NOTES TO TABLE 2 
1. N.A. indicates either that no branch occurs or that branching 
occurs at the bond pad. 
2. In cases of multiple branches only the worst case (narrowest 
path serving the largest number of circuits) is shown. 
3. Sample #11 has two V  bond pads each serving two circuits. 
4. In sample #12 the a dimension is in the lower level metal, -> 
which has a thickness of . 8um. 
5. In sample #17 path c carries only half the current.  The 
remainder goes directly to a main ground buss. 
6. Sample #18 has two V      bond pads, each serving three circuits. 
7. Sample #21 has three Vrr  bond pads, each serving three circuits, 
8. Sample #19 measurement b is in the lower level metal which has 
a thickness of .35]im (Ti & Pt) . 
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NOTES TO TABLE 3 
1. Device power is 5V (V  for T2L, V , + V _ for ECL, V* for 
cc ccl   cc2 DD 
CMOS). 
2. Standby current measured with outputs unloaded except ECL 
samples 12 and 13. 
3. For ECL 
a) OR and NOR outputs have' 270fl resistor to ground (V_,_,) . 
bib, 
b) While unstressed, outputs carry 15 ma each. 
c) VEE at ground. 
d) The stress voltage, 3V or OV, is actually a force-to-zero  > 
condition; and the stated voltage is with reference to V,™. 
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NOTES TO TABLE 4 
1. In tri-metal systems (Ti-Pt-Au) the gold layer is generally 
viewed as the principal current carrier. Therefore, 
current densities for samples 3,. 6, 11, 18, 19, 20 and 21 
were calculated using the cross section of the gold layer 
only. The single exception is calculation b of .sample 19 
which was made using the Ti-Pt cross-section of the lower 
level metallization. 
2. For ECL devices the backdrive condition is the forced 
voltage measured relative to V„„.  For items d & f of samples 
12 & 13, the value in parentheses is for a 3V force voltage. 
3. Current densities for Output Circuits are per circuit. 
Those for Power and Ground Busses are for all outputs backdriven 
simultaneously (except ECL which are for- all OR or_ NOR V 
outputs). 
4. Sample #12 has two bond wires to the Vp bond pad. 
5. Sample #7 has two wires to the ground bond pad. 
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TABLE 5 
SUMMARY OF IN-CIRCUIT TEST CONDITIONS AND 
EXPERIMENT PARAMETERS 
In-Circuit 
Test Conditions 
Experiment 
Parameters 
DUS device output fannout 
Typical number of vectors per test 
- LSI (no partitioning) 
Maximum vectors per stress burst - 
(no partitioning) 
4 MSI/LSI devices 
10K 
40K 60K (AC only) 
Test rate (maximum time per vector)      5us 
Pulse width for one vector        < lus typical 
Time between vectors (50% duty cycle)    2.5us 
94us 
HOus 
Maximum DC stress per test (no 
partitioning): 
10K vectors 
40K vectors 
50ms 
200ms 200ms (DC only) 
Number of tests in board lifetime 5 
Time between tests minutes-months 
Device power (Vr_,Vnri):  T2L, CMOS 5V 
LL
    
DD
        ECL 5.2V 
Device input (backdrlve) voltages: 
T2L, CMOS 1/0 3V/0V 
ECL      1/0 5.2V/3V 
5 
25s 
5V 
5.2V 
3V, 5V/0V 
5.2V/3V, 0V 
- 86 - 
o 
o 
<D <u <D 
■U ■u 4-> 
o o O 
53 53 3 
CO 
co 
w 
H 
co 
u 
p 
X) 
a) 
■u CD 
rH QJ 
3 H 
CO =ft= 
(U 
4J  pj   XI 
o 0) 
CO   -H 
w  cu  n) 
H  Pn 
m 
rH 
o 
m 
rH 
m 
rH 
O 
m 
r-i 
o 
m 
rH 
O 
in m 
rH 
CT> 
m m 
CM 
m       in 
m      o 
a) 
CD oc 
co cd 
cu -u 
U rH ■u o 
co > 
> 
m 
> 
m 
> 
m 
> 
m 
> 
m 
>■ 
m 
> > 
m 
> 
co 
> > 
m 
CO 
H CO 
tJ ■U rH CN rH 
1=> a 
co CU <u cu CU 
w  . {3 +J 4J ■u tf 
O 
o 
53 
o 
53 
O 
53 
H CJ 
53 
vD g T3 
H Q) 
w tf co co 4J 
rJ W en rH ■u CO -** pq 
» 
w cd rH CU 
<J ,PS CJ 3 H in m m m m m m m m m m m m 
H w H 
CO 
•H CO 
cu * 
rH rH rH rH rH rH rH   rH rH rH   rH rH <-i 
>1 +J Pi T3 o o O O o o m o O rH   O o o 3 + O Q) rH rH U <u •w rH 
53 < rH CD •H 
H W CU cd S H P-4 
H =»= 
HJ 
W 
Pi CU 
P^ CO bO 
CD nJ > > > > > > >    > > >    > > > 
0) ■u m m m m m m m m m m co m m 
M rH 
•M o 
CO > 
u 
CU 
•H 
<-f 
ft 
ft ? 
CO 
I O c_> M H I O o fd 53 H I o o w 3= 
CU 
CJ 
•H 
> 
CU 
Q 
O o       pq 
o 
CO 
-d- 
O 
co 
rJ 
si- 
sf 
o 
co I co co si- 
co 
co r^ 
HJ co 
si- sr 
co       pq 
Si" rH 
r-       si- 
cu 
ft 
cl 
co 
CN CO m vo oo cr> 
-   87   - 
CO 
4-1 
a 
CU 
o u 
cu 
4J 
o 
13 
CU 
4-1 
O 
S3 
<U 
•u 
o 
co 
co 
w 
Pi 
H 
CO 
a 
Q 
cd 
o 
•H 
u 
4-1 
CJ 
QJ 
rH 
W 
w 
in m inininmininmin 
rH H 1-lr-lrHrHrHrHrHrH 
O O  ■ OOOO00OOO 
\ 
4J 
o o 
w 
w 
S3 
co 
H 
r4 
S3 
CO 
W 
P< 
H 
2 
Pi 
W 
H 
W 
Pi 
CM 
cu 
co M 
co cd > > > > > >. > > > > a) 4-1 CO en <t <t <t St m m m m 
r< rH 
•u O 
CO > 
CO 
co 
w 
Pi 
H 
CO 
< 
cd 
a 
•H 
r< 
4-J 
O 
Q) 
rH 
W 
o 
u 
a) 
co M| 
co  cd (U    4-1 
4-1   o 
co > 
St 
co cu 
CU 4-1 
•u o 
<N rH 
CN  O 
> > O co 
m #» 
CO  CO 
co   cu 
CU   4-1 
J->   o 
st 
H   rH 
H O 
rH 
m 
rH 
o 
m       in       m       in      m      m 
rH rH rH i-H rH rH 
O O O O O O 
o en 
> 
m 
> 
St > St 
> 
St 
> 
m 
> 
in 
> 
m 
> 
m 
u 
cu 
•H 
§1 
CO 
o       o       o       o 
H     O     HC0HC0CJUOU 
O      CO      O OOCOWWWW 
cu 
a 
•H CU 
> T) 
CU o 
Q CJ 
'  00 
m 
r-f r-i rH 
O O CTN CT> O O CO CO 
<-i r-i vDvOmmpQiJIZH 
O O OO OrH<JrH  
rH rH Ststststsfl3stst 
I 
col 
CN 
rH 
CO m vo 00 o\ o 
CN CN 
-   88   - 
NOTES TO TABLE 6 
1. Ground bond-wire open; no chip metal damage. 
2. Fabricated as chip-bn-tape. 
3=   Stress is AC * 
4. Ground bond-wire open; voids found in chip Vp buss (upper level 
metallization). 
5. One output pin bond-wire open; no chip metal damage. 
6. Stress is DC . 
7. Chip metal connecting output-transistor-emitter to ground buss 
open at insulator step on two outputs nearest ground bond-pad; 
no other metal damage. 
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NOTES TO TABLE 7 
1. Incremental Stress Time is the time per burst.  There are 5 
bursts at each stress point. 
2. Cumulative Stress Time is the total stress time for all bursts 
for all preceeding stress points. 
3. Failures were removed as they occurred. 
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NOTES TO TABLE 8 
+ 1. Control and AC 600K yector stress groups are date code 7940; 
others are 7936= 
2. Only power supply, ground, and output wires were measured. 
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APPENDIX 1 
PACKAGE AND CHIP PHYSICAL ANALYSIS 
C.  Insulators and Scratch Protection 
Sample 
Immediate 
Material 
P-GLASS 
Insulator 
Wt. % 
Phosphorus 
3.2 
Scratch 
Material 
SI02,note 
Protection 
Wt. % 
Phosphorus 
1  note 2 
Thickness 
(um) 
1 .40-, 
2 P-GLASS 5.8 P-GLASS 2.4 .40 
3 SI02 note 2 NONE - - 
- 4 P-GLASS 4.0 SIN 0 .20 
5 P-GLASS 1.1 P-GLASS 2.0 .35 
6 SI02 note 2 NONE - - 
7 P-GLASS 1.7 SI02,note 1 note 2 .25 
8 SI02 note 2 P-GLASS 1.5 .45 
9 P-GLASS 2.4 SI02,note 1 note 2 .40 
10 P-GLASS 5.4 P-GLASS 1.8 .40 
11 SI02 note 2 NONE - - 
12 SI02 note 2 P-GLASS 6.0 .35 
13 P-GLASS 7.6 SI02 note 2 .35 
14 - SI02 note 2 P-GLASS 3.2 .40 
15 SI02 . note 2 SI02 note 2 .40 
16 SI02 note 2 P-GLASS 3.3 . 50 
17 SI02 note 2 SI02 note 2 .55 
18 SI02. note 2 NONE . - - 
19 SI02 note 2 NONE _ _ 
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APPENDIX 1 
PACKAGE AND CHIP PHYSICAL ANALYSIS 
C.  Insulator and Scratch Protection (Cont'd) 
Immediate Insulator Scratch Protection 
Wt. % Wt. % Thickness 
Sample Material Phosphorus Material Phosphorus (urn) 
20 SI02 note 2 SIN 0 .55 
21 SI02 note 2 NONE , _ • 
NOTES: 
1. Severe cracks observed. 
2. Maximum phosphorus in SI02 is <1%. 
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APPENDIX 1 
PACKAGE AND CHIP PHYSICAL ANALYSIS 
D.  Packaging 
Sample 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
Fabrication 
(note 1)   Die Bond Material 
GLASS 
Au-Si EUTECTIC 
j 
beam leads on 
chip-carrier 
Bond-Wire Pull-Strengths 
Strength (gms-.) 
Wires Tested Minimum Mean Sigma 
chip-on-tape 
beam leads on 
chip-carrier 
chip-on-tape 
beam leads on 
chip-carrier 
v» 
beam leads on 
chip-carrier 
GLASS 
GLASS 
83 
82 
83 
89 
2.01 3.10 
2.50 3,90 
.90 2.45 
.59 
.73 
.59 
1.50 2.57  .84 
GLASS 83 .90 2.49 .59 
GLASS 84 2.40 3.74 .72 
Au-Si EUTECTIC 102 2.20 3.25 .52 
Au-Si EUTECTIC 94 2.70 5.00 1.00 
Au-Si EUTECTIC 84 1.30 2.89 .58 
GLASS 82 1.00 3.31 1.12 
Au-Si EUTECTIC 84 3.30 5.12 .52 
GLASS 63 1.90 4.12 .99 
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APPENDIX 1 
PACKAGE AND CHIP PHYSICAL ANALYSIS 
D.  Packaging (Cont'd) 
Bond-Wire Pull-Strengths 
Fabrication .    Strength (gms.) 
Sample   (note 1)   Die Bond Material Wires Tested Minimum Mean Sigma 
19   beam leads on           
chip-carrier 
20 chip-on-tape 
21 beam leads on 
chip-carrier 
NOTES: 
1.  All are die bonded with aluminum wire interconnects except as 
noted. 
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